📅 Submission Deadline: N/A  |  Vol. 9, Issue 12, December
Track Paper e-Certificate Contact
📢 NOTICE Call For Paper – Vol. 9, Issue 12 (December)  |  Submission Deadline: N/A  |  IJAREST is UGC Approved (Sr. No. 63628)  |  e-ISSN: 2394-3394  |  Submit original, unpublished research papers in Engineering, Science & Technology  |  Fast peer review (12–15 weeks)  |  Open Access – Free to Read  |  Contact: editor@ijarest.org

Paper Details

Home › Archives › Paper Detail

OPTIMAL SVC PLACEMENT FOR LOSS MINIMIZATION IN ELECTRIC POWER NETWORKS USING ARTIFICIAL INTELLIGENCE TECHNIQUES

Patel Rajan Kiritkumar , Amin Alpa Arunkumar, Dr. Hiren D Mehta
Student Master of Electrical Engineering, L.D. College of engineering, India
Vol. 4, Issue 4 pp. 323-329 🌐 Open Access

ABSTRACT

The problem of reducing power losses in electrical networks is a task that must be solved in an optimal manner. At present, this optimality can be achieved by efficient usage of existing facilities along with installing FACTS devices. The Static VAr Compensator (SVC) is chosen for study because of its maturity as well as acceptable costs. In the study, genetic algorithm (GA) is trying to identify the optimal location and size of the Static VAr Compensator (SVC). The computer program is run on IEEE 30- bus test system, assessing reducing power losses, and also checking Voltage profile and voltage deviation of the system under consideration. The purpose of this study is to validate the solution method and Check GA for it to be adapted for systems of higher dimensionality.

Keywords: FACTS, SVC optimal placement, SVC optimal sizing, genetic algorithm, Power loss, Voltage deviation

📄 Submit Your Paper

Open Access • Double-Blind Peer Reviewed
UGC Approved • Quarterly Publication

Submit Now →
📅 Submission Deadline
N/A
Vol. 9 | Issue 12 | December