📅 Submission Deadline: N/A  |  Vol. 9, Issue 12, December
Track Paper e-Certificate Contact
📢 NOTICE Call For Paper – Vol. 9, Issue 12 (December)  |  Submission Deadline: N/A  |  IJAREST is UGC Approved (Sr. No. 63628)  |  e-ISSN: 2394-3394  |  Submit original, unpublished research papers in Engineering, Science & Technology  |  Fast peer review (12–15 weeks)  |  Open Access – Free to Read  |  Contact: editor@ijarest.org

Paper Details

Home › Archives › Paper Detail

Three Phase Inverter With Reduce Number of Switches

Shaishav chandel , Ripan patel
M.E student, Electrical Engineering Department, L.C.I.T., Bhandu, India
Vol. 3, Issue 4 pp. 369-373 🌐 Open Access

ABSTRACT

The main objective of this paper is to reduce the number of power electronics components by using the novel topology of multilevel inverter.to reduce number of switches as increased the level of inverter the number of switches should be reduce as per the different calculation of components. In the industrial application on the basis of drives the multilevel inverter can do great job to get desired output. But in the conventional multilevel inverter use of power electronics components are more as compare to unconventional or proposed topology of multilevel inverter. The proposed multilevel inverter use only 16 switches for 5-level and as increased the level the level the number of switches will reduced. As using the novel topology with help of Selective Harmonics Elimination (SHE) technique for give the triggering pulse to the switches. By using this PWM method the lower order harmonics will reduced gradually.

Keywords: Multilevel inverter, new multilevel topology, SHE, proposed topology, MATLAB® Simulink

📄 Submit Your Paper

Open Access • Double-Blind Peer Reviewed
UGC Approved • Quarterly Publication

Submit Now →
📅 Submission Deadline
N/A
Vol. 9 | Issue 12 | December