📅 Submission Deadline: N/A  |  Vol. 9, Issue 12, December
Track Paper e-Certificate Contact
📢 NOTICE Call For Paper – Vol. 9, Issue 12 (December)  |  Submission Deadline: N/A  |  IJAREST is UGC Approved (Sr. No. 63628)  |  e-ISSN: 2394-3394  |  Submit original, unpublished research papers in Engineering, Science & Technology  |  Fast peer review (12–15 weeks)  |  Open Access – Free to Read  |  Contact: editor@ijarest.org

Paper Details

Home › Archives › Paper Detail

FPGA Based Design and Implementation of Ternary Content Addressable Memory(TCAM) Using Reversible Logic gates.

Manjunath C Bajantri , Mr Mahesh Neelagar
Student Department of VLSI and Embedded Systems Center of P G Studies VTU Belagavi, India
Vol. 3, Issue 6 pp. 154-158 🌐 Open Access

ABSTRACT

CAM is the one of the special type of memory Which is used to search the contents stored in the memory using the contents. Ternary content addressable memory is a memory which has three states logic 1,logic0 and logic x where search operation is performed within the single clock cycle. This memory component is designed using the reversible logic gates .

Keywords: Ternary Content addressable memory(TCAM),Selection line, Match Line, Word line, Match Bit RAM(Random Acess Memory)

📄 Submit Your Paper

Open Access • Double-Blind Peer Reviewed
UGC Approved • Quarterly Publication

Submit Now →
📅 Submission Deadline
N/A
Vol. 9 | Issue 12 | December