📅 Submission Deadline: N/A  |  Vol. 9, Issue 12, December
Track Paper e-Certificate Contact
📢 NOTICE Call For Paper – Vol. 9, Issue 12 (December)  |  Submission Deadline: N/A  |  IJAREST is UGC Approved (Sr. No. 63628)  |  e-ISSN: 2394-3394  |  Submit original, unpublished research papers in Engineering, Science & Technology  |  Fast peer review (12–15 weeks)  |  Open Access – Free to Read  |  Contact: editor@ijarest.org

Paper Details

Home › Archives › Paper Detail

Design and Implementation of Hogge Phase Detector using Transmission Gate Logic

Karan M. Jani , D.N.Khandha, B.H.Nagpara
P.G.Student C. U. Shah College of Engineering and Technology Department of E&C, Wadhwan, Gujarat, India., India
Vol. 3, Issue 2 pp. 178-182 🌐 Open Access

ABSTRACT

Phase detector is the first block of Phase Locked Loop. It is a nonlinear device the output of which contains the phase difference between the two oscillating signals. The advantage in most of the phase detector is that their low frequency response is actually linear over some range rather than sinusoidal. A different view is required in the analysis of digital phase detector from that of classical mixing detectors. The exact behavior of these digital phase detectors should be nonlinear but the low frequency behavior is often linear. The circuit of phase detectors is more important in dealing with specific circuit conditions than to make analysis simpler. The Hogge Phase Detector using Transmission Gate Logic in 45nm CMOS technology is implemented here in LTSpice IV tool because of its small output jitter and selfcorrecting ability and linearity.

Keywords: Phase Detectors, Hogge Phase Detectors, Transmission Gate Logic, Timing Diagrams, Simulation Results

📄 Submit Your Paper

Open Access • Double-Blind Peer Reviewed
UGC Approved • Quarterly Publication

Submit Now →
📅 Submission Deadline
N/A
Vol. 9 | Issue 12 | December