📅 Submission Deadline: N/A  |  Vol. 9, Issue 12, December
Track Paper e-Certificate Contact
📢 NOTICE Call For Paper – Vol. 9, Issue 12 (December)  |  Submission Deadline: N/A  |  IJAREST is UGC Approved (Sr. No. 63628)  |  e-ISSN: 2394-3394  |  Submit original, unpublished research papers in Engineering, Science & Technology  |  Fast peer review (12–15 weeks)  |  Open Access – Free to Read  |  Contact: editor@ijarest.org

Paper Details

Home › Archives › Paper Detail

A 16-bit Booth Multiplier Design Using GDI Logic Style

Lakum kalpesh , B.H.Nagpara
Student M.tech EC in C U Shah Engineering Collage, Kothariya, Surendranagar, India
Vol. 2, Issue 5 pp. 99-102 🌐 Open Access

ABSTRACT

Gate Diffusion input (GDI) is a newest technology of designing a low power digital combinational circuit is described. This method allows reduce power consumption, Delay and area of any digital circuits while maintain low complexity of logic design. The GDI allow implementing of a wide range of complex logic function using only two transistors. This technique is prefer for designing fast using less number of transistors while improving logic level for swing and static power characteristics and also allows simple design by using smaller cell library. Comparision of GDI transistor count with CMOS and also Compare Power consumption and delay. Simulation result shows that the propose GDI has been good performance in compared to CMOS design In this paper, the 16-bit Booth multiplier is design based on GDI and the simulations are performed by TANNER TOOL based on 45nm GDI logic.

Keywords: Booth Multiplier, GDI logic, CMOS technique, 45nm technology, TANNER EDA simulation result

📄 Submit Your Paper

Open Access • Double-Blind Peer Reviewed
UGC Approved • Quarterly Publication

Submit Now →
📅 Submission Deadline
N/A
Vol. 9 | Issue 12 | December