Sankisha S. Moon, S. M. Sakhare. Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier. IJAREST [Internet]. 2017 Jul. 25 [cited 2025 Oct. 20];4(7):188-96. Available from: https://ijarest.org/index.php/ijarest/article/view/1679