Gorwadia Sumit, Mr. Jayesh Popat. Development of Verification IP for DDR2 memory with performance monitor. IJAREST [Internet]. 2017 May 25 [cited 2025 Oct. 20];4(5):80-5. Available from: https://ijarest.org/index.php/ijarest/article/view/1503