Sankisha S. Moon, and S. M. Sakhare. “Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier”. International Journal of Advance Research in Engineering, Science & Technology 4, no. 7 (July 25, 2017): 188–196. Accessed October 20, 2025. https://ijarest.org/index.php/ijarest/article/view/1679.