Ms. Aishwarya Hiremath, and Prof. Bairu K.Saptalakar. “Implementation Of 32-Bit Kogge-Stone Adder Using FPGA Technology”. International Journal of Advance Research in Engineering, Science & Technology, vol. 3, no. 5, May 2016, pp. 580-7, https://ijarest.org/index.php/ijarest/article/view/672.