Sankisha S. Moon, and S. M. Sakhare. “Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier”. International Journal of Advance Research in Engineering, Science & Technology, vol. 4, no. 7, July 2017, pp. 188-96, https://ijarest.org/index.php/ijarest/article/view/1679.