Ms. Aishwarya Hiremath and Prof. Bairu K.Saptalakar, “Implementation Of 32-Bit Kogge-Stone Adder Using FPGA Technology”, IJAREST, vol. 3, no. 5, pp. 580–587, May 2016.