[1]
Adarsh H C, and Nithin M, “SCALING CHALLENGES IN CMOS TECHNOLOGY”, IJAREST, vol. 2, no. 6, pp. 83–86, Jun. 2015.