Sankisha S. Moon and S. M. Sakhare, “Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier”, IJAREST, vol. 4, no. 7, pp. 188–196, Jul. 2017.