Gorwadia Sumit and Mr. Jayesh Popat, “Development of Verification IP for DDR2 memory with performance monitor”, IJAREST, vol. 4, no. 5, pp. 80–85, May 2017.