Ms. Aishwarya Hiremath and Prof. Bairu K.Saptalakar (2016) “Implementation Of 32-Bit Kogge-Stone Adder Using FPGA Technology”, International Journal of Advance Research in Engineering, Science & Technology, 3(5), pp. 580–587. Available at: https://ijarest.org/index.php/ijarest/article/view/672 (Accessed: 16 December 2025).