Sankisha S. Moon and S. M. Sakhare (2017) “Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier”, International Journal of Advance Research in Engineering, Science & Technology, 4(7), pp. 188–196. Available at: https://ijarest.org/index.php/ijarest/article/view/1679 (Accessed: 20 October 2025).