Ms. Aishwarya Hiremath, & Prof. Bairu K.Saptalakar. (2016). Implementation Of 32-Bit Kogge-Stone Adder Using FPGA Technology. International Journal of Advance Research in Engineering, Science & Technology, 3(5), 580–587. Retrieved from https://ijarest.org/index.php/ijarest/article/view/672