Sankisha S. Moon; S. M. Sakhare. Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier. IJAREST 2017, 4, 188-196.