[1]
Sankisha S. Moon and S. M. Sakhare 2017. Design Approach for FPGA Implementation of 16-Bit Vedic Multiplier. International Journal of Advance Research in Engineering, Science & Technology. 4, 7 (Jul. 2017), 188–196.