

International Journal of Advance Research in Engineering, Science & Technology

e-ISSN: 2393-9877, p-ISSN: 2394-2444

Volume 3, Issue 6, June-2016

Analysis and Simulation of Eleven Inverter Topology

*Lakshmi M Shankreppagol

* P.G Scholar, Department of Electrical and Electronics Engineering, S.D.M College of Engineering and Technology, Dharwad, India.

Abstract-Multilevel inverter technology has emerged recently as a very important alternative in the area of high-power medium-voltage energy control. This paper presents modeling and simulation of a single phase simplified eleven-level inverter (SELI). Multilevel inverter offers high power capability. Its performance is highly superior to that of conventional two-level inverter due to reduced harmonic distortion, lower electromagnetic interference and higher dc link voltage. Recent advances in technology have realized the cascaded inverters with separate DC sources to have a considerable reduction in switching losses and the ability to control the harmonic content. The elementary concept of a multilevel converter to achieve higher power to use a series of power semiconductor switches with several lower voltage dc source to perform the power conversion by synthesizing a staircase voltage waveform. Simulations of eleven level of the proposed inverter topology along with MATALAB simulation results are presented.

Keywords-Simplified Eleven-level Inverter (SELI), Flying Capacitor, Active neutral point clamped.

I.INTRODUCTION

The earliest concept of multilevel topology consisted of a series connection of multiple DC sources with switches connected to different level of the voltage source and a simple 3-level realization is showed in Fig.1 (a). An improvement that can equalize the stress on the switches resulted in the structure shown in Fig.1 (b) which is called stacked commutation cell or 3-pole cell. This topology uses series connection of switches which show more complexity of the commutation and control for higher level converters. At the same time, neutral-point-clamped (NPC) structure was developed. A 3-level NPC topology shown in Fig.1 (c) can be considered as the particular way of implementing 3-pole cell topology: two inner switches and two clamping diodes are used to play the role of middle level track. This structure can be easily extended to higher level called diode clamped multilevel converter known as the most popular multilevel topology. Nevertheless, some drawbacks exist for this topology, such as rapidly increasing number of clamping diodes for higher level, neutral point voltage balancing problem, indirect clamping of

the inner devices, unequal distribution of losses in semiconductor devices, etc. To overcome these disadvantages, flying capacitors

were introduced as the clamping devices then hybrid converter clamped with diode and capacitor was presented, shown in Fig.1 (d).




Fig. 1.Basic topologies.

Then flying-capacitor converter (also called multi cell) which uses only the flying capacitors as clamping devices was presented in and discussed comprehensively by Meynard shown in Fig.1 (e). As the capacitors can provide extra capability during power output, the voltage synthesis in a flying-capacitor converter presents more flexibility than a diode-clamped converter. Furthermore, the more redundancy of switch combination is beneficial for balancing voltages of the flying capacitors. Nevertheless, its control is more complicated, and an excessive number of storage capacitors are required for higher level. Considering that the size of flying capacitor is inversely proportional to the switching frequency, the NPC structure is more advantageous than flying-capacitor structure in the field of low and moderate frequencies. Another topology called active neutral-point clamped (ANPC) was also proposed to avoid the problems of indirect clamping and unequal loss distribution of power devices in NPC converters. As is shown in Fig.1 (f), additional active switches anti parallel to the NPC diodes are used to ensure the equal voltage sharing of the series-connected NPC diodes. With appropriate control, losses distribution can be more balanced, that can give substantial increase of the output power or switching frequency.

II. MULTILEVEL INVERTER TOPOLOGIES

The term 'Multilevel' has been coined to emphasize the ability to increase the instantaneous voltage levels in steps, accomplished by addition of components in series. Multilevel inverter is based on the fact that sine wave can be approximated to a stepped waveform synthesized output waveform has more steps, producing a very fine stair case wave and approaching very closely to the desired sine wave. It can be easily understood that as motor steps are included in the waveform the harmonic distortion of the output wave decrease, approaching zero as the number of levels approaches infinity. Hence Multi-level inverters offer a better choice at the high power end because the high volt- ampere ratings are possible with these inverters without the problems of high dv/dt and the other associated ones.

Generally, the output waveform of the multilevel inverter is generated from different voltage sources obtained from the capacitor voltage sources. In the past two decades, several multilevel voltage source converters have been introduced. In that some of the topologies are popular and some are not popular.

The basic three types of multilevel topologies used are

- (A) Cascaded inverter with separate DC sources.
- (B)Flying capacitors multilevel inverter or capacitor clamped multilevel inverter.
- (C) Diode clamped multilevel inverters.

A. Cascaded Inverters with Separate DC Source

The concept of this inverter is based on connecting H-bridge inverters in series to get a sinusoidal voltage output. The output voltage is the sum of the voltage that is generated by each cell. The number of output voltage levels are 2n+1, where n is the number of cells. The switching angles can be chosen in such a way that the total harmonic distortion is minimized. One of the advantages of this type of multilevel inverter is that it needs less number of components comparative to the Diode clamped or the flying capacitor, so the price and the weight of the inverter is less than that of the two former types Fig.2 shows cascaded H-bridge multilevel inverter. The switching angles calculation method that is used in this inverter is the same as for the previous multilevel inverters. An n level cascaded H-bridge multilevel inverter needs 2(n-1) switching devices where n is the number of the output voltage level.

- i) Advantages of cascaded multi-level inverter
- 1. Require the least number of components among all multi-level converter to achieve the same number voltage levels.
- 2. Modulized circuit layout and packaging it possible because each level has the structure, and there are no extra clamping diodes or voltage balancing capacitors.
- 3. Soft switching can be used in this structure to avoid bulky and lossy resistor, capacitor, diode, snubbers.




Fig. 2One phase of a cascaded H-bridge multilevel inverter

- ii) Disadvantages of cascaded multi-level inverter
- 1. Limited to certain applications where separate DC sources are available.

B. Flying Capacitor Multilevel Inverter

This inverter uses capacitors to limit the voltage of the power devices. The configuration of the flying capacitor multilevel inverter is like a diode clamped multilevel inverter except that capacitors are used to divide the input DC voltage. The voltage over each capacitor and each switch is V_{dc} . Fig. 3 shows the flying capacitor three level inverter.

C. Diode Clamped Multilevel Inverters

The main concept of this inverter is to use diodes to limit the power devices voltage stress. The voltage over each capacitor and each switch is V_{dc} . An n level inverter needs (n-1) voltage sources, 2(n-1) switching devices and (n-1) (n-2) diodes. The maximum output voltage in the output is half of the DC source. It is a drawback of the diode clamped multilevel inverter. This problem can be solved by using a two times voltage source or cascading two diode clamped multilevel inverters. Fig. 4 show the diode clamped three level inverter. The comparison of each topology is show in the Table I.




Fig. 3 One phase of a 5-level Flying capacitor multilevel inverter

Table I Devices Required In Different Topologies

Topologies (5- level)	Switches (main and clamping)	Diodes(anti parallel and clamping)	Clamping capacitors
Generalized	20	20	6
Diode- Clamped	8	20	0
Flying Capacitor	8	8	6
Capacitor- Clamped	8	20	6
Novel Topology (Used in Current Paper)	4	8	2




Fig. 4 One phase of a diode clamped inverter

III. SIMULATION RESULTS.

In order to reduce the overall number of switching devices in conventional multilevel inverter topologies, a new topology has been proposed. The novel topology uses less number of switches, keeping efficiency high and THD close to 15%.

A. POWER CIRCUIT

A single phase simplified multilevel inverter has the following merits over other existing multilevel inverter topologies.

- 1. Improved output waveforms.
- 2. Reduced number of switches employed.
- 3. Less complexity of the circuit as the levels increase.
- 4. Smaller filter size.
- 5.Lower electromagnetic interference and total harmonic distortion.

In addition to this, the capacitors are connected in parallel with the main DC power supply, no significant capacitor voltage swing is produced during normal operation, avoiding a problem that can limit operating range in some other multilevel configurations.

B. Power Circuit Description

The proposed single phase simplified eleven-level inverter was developed from the five-level inverter. It consists of a single phase conventional H-bridge inverter, four bidirectional switches and a capacitor voltage divider formed by C1,C2,C3,C4, C5. The auxiliary switches formed by the controlled switch S5, S6, S7, S8 and with sixteen diodes DI to D16.




Fig.5 Eleven-level inverter output wave form.

The inverter is capable of producing eleven levels of output voltages (Vdc,4Vdc/5,3Vdc/5,2Vdc/5, Vdc/5,0,-Vdc/5, 2Vdc/5,-3Vdc/5,-4Vdc/5,-Vdc) from the DC supply voltage Vdc shown in Fig.5.

There are eleven modes of operation in which two switches conduct for every modes of operation, while other switches remains in OFF position The different voltage levels of the inverter can be synthesized from the following modes of operation and can be understood using Table. II There are eleven modes of operation in which two switches conduct for every modes of operation, while other switches remains in OFF position The MATLAB/Simulink model of Eleven level Inverter is shown in the Fig. 6.The different voltage levels of the inverter can be synthesized from the following modes of operation and can be understood using Table. II

1. Mode I Operation:

During mode I operation switches S 1 and S4 are turned ON providing an output voltage level of V dc volts.

2. Mode II Operation:

During mode II operation switches S4 and S5 are turned ON providing an output voltage level of 4 V dc/5 volts. 3 Mode III Operation:

During mode III operation switches S4 and S6 are turned ON providing an output voltage level of 3Vdc/5 volts .

4. Mode IV Operation:

During mode IV operation switches S4 and S7 are turned ON providing an output voltage level of 2Vdc/5 volts.

5. Mode V Operation:

During mode V operation switches S4 and S8 are turned ON providing an output voltage level of Vdc/5 volts.

6. Mode VI Operation:

This mode of operation has two possible switching combinations. Either switches S3 and S4 are ON or S1 and S2 are ON providing an output voltage level of 0 volts.

7. Mode VII Operation:

During mode VII operation switches S2 and S5 are turned ON providing an output voltage level of -Vdc/5 volts. 8. Mode VIII Operation:

During mode VIII operation switches S2 and S6 are turned ON providing an output voltage level of -2V dc/5 volts.

9. Mode IX Operation:

During mode IX operation switches S2 and S7 are turned ON providing an output voltage level of -3Vdc/5 volts.

10. Mode X Operation:

During mode X operation switches S2 and S8 are turned ON providing an output voltage level of -4Vdc/5 volts. 11. Mode XI operation:

During mode XI operation switches S2 and S3 are turned ON providing an output voltage level of -V dc volts.

TABLE II
Switching Combinations Required To Generate
The Eleven-Level Output Voltage

Vo	S1	S2	S3	S4	S5	S6	S7	88
Vdc	1	0	0	1	0	0	0	0
4V dc/5	0	0	0	1	1	0	0	0
3Vdc/5	þ	0	0	1	0	1	0	0
2Vdc/5	0	0	0	1	0	0	1	0
Vdc/5	0	0	0	1	0	0	0	1
0	1	1	0	0	0	0	0	0
0*	0	0	1	1	0	0	0	0
-Vdc/5	0	1	0	0	1	0	0	0
-2Vdc/5	0	1	0	0	0	1	0	0
-3Vdc/5	0	1	0	0	0	0	1	0
-4Vdc/5	0	1	0	0	0	0	0	1
-Vdc	0	1	1	0	0	0	0	0




Fig.6Schematic of Eleven Level Inverter




Fig.7 Output of Eleven level inverter (Voltage)




Fig.8FFT analysis

DC compo	onei	nt = 7.0836	e-08		
Fundame	ntal	= 202.5	peak (143.	2 rms)	
Total Ha	armo	onic Distortion	(THD) = 15	.57%	
		rmonic frequency			
used fo	or I	THD calculation	= 1200.00	Hz (24th	harmonic
0	Hz	(DC):	0.00%	90.0°	
50	Hz	(Fnd):	100.00%	0.0°	
100	Hz	(h2):	0.00%	269.7°	
150	Hz	(h3):	11.00%	180.0°	
200	Hz	(h4):	0.00%	90.1°	
250	Hz	(h5):	3.76%	0.0°	
300	Hz	(h6):	0.00%	263.8°	
		(h7):			
400	Hz	(h8):	0.00%	90.7°	
450	Hz	(h9):	1.50%	180.0°	
500	Hz	(h10):	0.00%	90.3°	
550	Hz	(h11):	4.83%	180.0°	
600	Hz	(h12):	0.00%	91.0°	
		(h13):			
700	Hz	(h14):	0.00%	268.9°	
		(h15):			

Fig.9 FFT analysis with DC component

V.CONCLUSION

A new family of multilevel inverters has been presented and built in MATLAB-Simulink. Multilevel inverters offer improved output waveforms and lower THD. The output waveform shown in the Fig. 7 is close to sine wave. The novel topology uses less number of switches keeping switching losses minimum. The Total Harmonic Distortion (THD) of the eleven-level inverter is observed that 15.57% and fundamental voltage is 202.5V(50Hz)that has been illustrated in Fig.8.and Fig. 9 with efficiency of 81%. The DC component in the novel topology is low which is illustrated in Fig. 9. The 7th harmonic component which is problematic for Induction motor is low. By using selective harmonic elimination methods the third harmonic component can be eliminated easily to reduce the THD% close to acceptable value of less than 5%. The inverter model developed was shown to provide accurate results and provided valuable insight into eleven-level inverter performances. which has superior salient features over conventional topologies in terms of the power switches count and isolated dc supplies, control requirements, cost, and reliability. It is shown that this topology can be a good candidate for converters used in power applications such as renewable systems, FACTS, UPS, etc. Using the novel topology higher level inverters like 17 level can be designed easily to reduce the THD% further. The main advantages of multilevel inverters are the series connection allows higher voltage without increasing voltage stress on switches, Higher voltage capability, Higher power quality, Lower switching losses and its achieved lower harmonic distortion due to more levels the output waveform.

VI. REFERENCES

- [1] P. Bhagwat and V. Stefanovic, R, "Generalized structure of a multilevel PWM inverter," IEEE Transactions on Industry Applications, pp. 761-766, 1983.
- [2] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," IEEE Transactions on Industry Applications, vol. IA-17, pp. 518-523, Sept./Oct. 1981.
- [3] R. H. Baker, "Bridge converter circuit", U.S. Patent Number 4,270,163, May. 25, 1981.
- [4] T. A. Meynard, H. Foch, F. Forest, C. Turpin, F. Richardeau, L. Delmas, G. Gateau, and E. Lefeuvre, "Multicell converters: derived topologies," IEEE Transactions on Industrial Electronics, vol. 49, pp. 978-987, 2002.
- [5] Y. Xiaoming and I. Barbi, "Fundamentals of a new diode clamping multilevel inverter," IEEE Transactions on Power Electronics, vol. 15, pp. 711-718, 2000.
- [6] K. Young-Seok, S. Beom-Seok, and H. Dong-Seok, "A novel structure of multi-level high voltage source inverter," in EPE '93, 1993, pp. 132-137.
- [7] Takafumi Maruyama and M. Kumano, "Method of controlling an inverter", U.S. Patent Number 5, 155, 675,
- [8] T. A. Meynard and H. Foch, "Multi-level conversion: high voltage choppers and voltage-source inverters," in PESC '92, 1992, pp. 397-403.
- [9] T. A. Meynard, H. Foch, P. Thomas, J. Courault, R. Jakob, and M. Nahrstaedt, "Multicell converters: basic concepts and industry applications," IEEE Transactions on Industrial Electronics, vol. 49, pp. 955-964, 2002.
- [10] T. Bruckner and S. Bemet, "Loss balancing in three-level voltage source inverters applying active NPC switches," in PESC '2001, 2001, pp. 1135- 1140.
- [11] T. Bruckner, S. Bernet, and H. Guldner, "The active NPC converter and its loss-balancing control," IEEE Transactions on Industrial Electronics, vol. 52, pp. 855-868, 2005.
- [12]Akagi, H.: "Classification, terminology, and application of the modular multilevel cascade converter (MMCC), IEEE Trans. Power Electron.,
- 2011, 26, (11), pp. 3119-3130
- [13] Tolbert, L.M., Peng, F.Z.: 'Multilevel converters for large electric drives'. Proc. IEEE APEC'98, 1198, vol. 2, pp. 530–536
- [14]Bernert, S.: 'Recent developments of high power converters for industry and traction application', IEEE Trans. Power Electron., 2000, 15, (6), pp. 1102–1117
- [15]Carrara, G., Gardella, S., Marchesoni, M., Salutari, R., Sciutto, G.: 'A new multilevel PWM method: a theoretical analysis', IEEE Trans. Power Electron., 1992, 7, (3), pp. 497–505
- [16] McGrath, B.P., Holmes, D.G.: 'Multicarrier PWM strategies for multilevel inverters', IEEE Trans. Ind. Electron., 2002, 49, (4), pp. 858–867
-]17] McGrath, B.P., Holmes, D.G., Meynard, T.: 'Reduced PWM harmonic distortion for multilevel inverters operating over a wide modulation range', IEEE Trans. Power Electron., 2006, 21, (4), pp. 941–949
- [18]Kouro, S., Lezana, P., Angulo, M., Rodriguez, J.: 'Multicarrier PWM with DC-link ripple feedforward compensation for multilevel inverters', IEEE Trans. Power Electron., 2008, 23, (1), pp. 52–59
- [19]Celanovic, N., Boroyevich, D.: 'A fast space-vector modulation algorithm for multilevel three-phase converters', IEEE Trans. Ind. Appl., 2001, 37, (2), pp. 637–641
- [20] Gupta, A.K., Khambadkone, A.M.: 'A general space-vector PWM algorithm for multilevel inverters, including operation in overmodulation range', IEEE Trans. Power Electron., 2007, 22, (2), pp. 517–526
- [21] Li, L., Czarkowski, D., Liu, J., Pillay, P.: 'Multilevel selective harmonic elimination PWM technique in series-connected voltage source
- inverters'. Proc. Industry Applications Annual Meeting, October 1998, pp. 1454–1461
- [22] Wu, B.: 'High-power converters and AC drives' (IEEE Press, Piscattaway, NJ, 2006)
- [23] Rodriguez, J., Lai, J.S., Peng, F.Z.: 'Multilevel inverters: a survey of topologies, controls, and applications', IEEE Trans. Ind. Electron.,
- 2002, 49, (4), pp. 724–738
- [24] Corzine, K.A., Wielebski, M.W., Peng, F.Z., Wang, J.: 'Control of cascaded multilevel inverters', IEEE Trans. Power Electron., 2004, 19, (3), pp. 732–738
- [25]Babaei, E., Hosseini, S.H., Gharehpetian, G.B., TarafdarHaque, M., Sabahi, M.: 'Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology', Elsevier J. Electr. Power Syst. Res., 2007, 77, (8), pp. 1073–1085
- [26]Mekhilef, S., Kadir, M.N.: 'Voltage control of three-stage hybrid multilevel inverter using vector transformation', IEEE Trans. Power Electron., 2010, 25, (10), pp. 2599–2606
- [27] Fazel, S.S., Bernet, S., Krug, D., Jalili, K.: 'Design and comparison of 4-kV neutral-point-clamped, flying-capacitor, and series-connected
- H-bridge multilevel converters', IEEE Trans. Ind. Appl., 2007, 43, (4), pp. 1032–1040

[28] McGrath, B.P., Holmes, D.G.: 'Analytical modelling of voltage balance dynamics for a flying capacitor multilevel converter', IEEE Trans. Power Electron., 2008, 23, (2), pp. 543–550

[29] Sadigh, A.K., Hosseini, S.H., Sabahi, M., Gharehpetian, G.B.: 'Double flying capacitor multicell converter based on modified phase-shifted

pulsewidth modulation', IEEE Trans. Power Electron., 2010, 25, (6), pp. 1517-1526

[30]Rech, C., Pinheiro, J.R.: 'Hybrid multilevel converters: Unified analysis and design considerations', IEEE Trans. Ind. Electron., 2007, 54, (2), pp. 1092–1104