



Design and Implementation of 8x8 VEDIC Multiplier Using GDI Logic

K.M.Pattani¹ B.H.Nagpara² Ravi S.Patel³

Asst. Professor^{1,2} P.G.Student³

Department of E&C, Wadhwan, Gujarat, India.^{1,2,3}

C. U. Shah College of Engineering and Technology,^{1,2,3}

Abstract— Multiplication is one of the basic operations for any high speed digital logic system design, digital signal processors or communication system. Primary issues in design of multiplier are area, delay, and power dissipation. There are many algorithms like booth multiplier, array multiplier, vedic multiplier, compressor based vedic multiplier for overcoming this problems. This paper mainly presents VEDIC multiplier using Urdhva Tiryagbhyam Sutra and it uses Full Adder, Ripple Carry Adder, and basic gates. GDI allows reduce power consumption, delay and area of any digital circuits while maintain low complexity of logic design. The design has been implemented using 45nm GDI technology at 1.0v supply voltage in LTSpice IV tool.

Index Terms — Vedic Multiplier, Urdhva Tiryagbhyam Sutra, Gate Diffusion Input, GDI 45nm Technology, Ripple Carry Adder, Simulation Results, Comparison.

I. INTRODUCTION

Multiplier is one of the common operations that are widely used in many digital signal processors, communication systems, encryption and decryption algorithms. A general multiplier block consists of AND gates to generate the partial products and ADDERS to add these partial products. But as the number of bits that are to be multiplied increases, the need for ADDER blocks increase. This would in turn result in a delay due to long ADDER tree structure. Besides this power consumption by the typical multiplier is also the major issue that needs to be concerned.

Thus, to eliminate these problems the nonconventional ancient method of Vedic mathematics has been adopted in this paper.

The Vedic mathematics comprises of 16 different Vedic sutras called Vedic formulae, which are used to solve a wide range of mathematical problems. These sutras save a lot of time as compared to conventional computations.

This paper proposes 8x8 Vedic multiplier using Urdhva Tiryagbhyam sutra of Vedic mathematics and uses Gate Diffusion Input (GDI) 45NM technology which is implemented in LTSpice IV tool. The rest of paper is organized as follows. Section II gives the methodology of Vedic multiplication technique. Section III gives the proposed GDI multiplier architecture. Section IV gives future work and conclusion.

II. VEDIC MULTIPLICATION METHOD

The use of Vedic mathematics provides reduced calculations and reduced delay in conventional mathematic problems. This is because the Vedic mathematics is based on the principles on which algorithms are implemented as human minds interpret.

Out of 16 Vedic sutras given by ancient mathematics, the formulae which are being used for the purpose of multiplication are 1) Nikhilam Navatashcaramam Dashatah – All from 9 and the last from 10 and 2) Urdhva-tiryagbhyam – Vertically and crosswise.

A. Urdhva Tiryagbhyam Sutra

As the multiplication operation in UT sutra is computed parallel the delay in output is significantly reduced. The sutra is also known as 'vertically and crosswise'. Initially the UT sutra was used for decimal numbers only. However it can also be used for binary numbers. The method how binary multiplication is done using UT method for 2-bit, 3-bit and 4-bit numbers is shown in Figure 1.




Figure 1. UT Method for 2,3,4 bit numbers

Since the partial products and their sums are calculated independently, the multiplier is independent of the clock of the processor. The delay is generated only due to the occurrence of carry from the partial products which is needed to be added in each next step's partial product.

III. PROPOSED GDI MULTIPLIER ARCHITECTURE

The proposed architecture for 2X2, 4x4 and 8x8 bit Vedic multiplier are shown in the below sections. Here, “Urdhva-Tiryagbhyam” (Vertically and Crosswise) sutra is used for the multiplication of two binary numbers. It utilizes only logical AND gate, XOR gate as basic function and some modification to create full adders and ripple carry adders from these gates for extending the multiplier bits from 2x2 to 4x4 and 8x8 bits multiplier.

A. Gate Diffusion Input Logic

Using GDI technique, implementation of a wide range of complex logic functions is possible using only two transistors. GDI technique is based on the use of a simple cell which looks like standard CMOS inverter as shown in figure 2.




Figure 2. GDI Basic Cell

(1) GDI cell consists of 3 inputs. G (common gate input of nMOS and pMOS), P (input to the source/drain of pMOS) and N (input to the source/drain of nMOS).

(2) N or P (respectively) are connected to bulks of both nMOS and pMOS, so it's biasing can be done arbitrarily at contrast with CMOS inverter.

GDI technique is suitable for design of efficient low power circuits. It uses a reduced number of transistors as compared to CMOS. At the same time, it improves logic level swing and static power characteristics and allows simple top-down

design by using small cell library. Table 1 shows how a simple change of the input configuration of the simple GDI cell corresponds to very different Boolean functions.

Table 1 : Various functions of GDI Cell using different input configurations

N	P	G	D	FUNCTION
0	B	A	$\bar{A}$	F1
B	1	A	$\bar{A}+B$	F2
1	B	A	$A+B$	OR
B	0	A	AB	AND
C	B	A	$\bar{A}B+AC$	MUX
0	1	A	$\bar{A}$	NOT

These functions are very complex when implemented in CMOS logic and require 6-12 transistors. But the same functions are very easy to implement using GDI method and require only two transistors per function.

B. AND Gate using Gate Diffusion Input Logic




Figure 3. AND Gate using GDI




Figure 4. Modified AND Gate with Inverter

The AND gate implementation using GDI Logic normally is composed of two transistors, however to increase the waveform shaping at output the modified design has been used for implementation. Thus it will improve the output results at a cost of increased transistors, power consumption and area occupied. The same procedure has been carried out for implementation of XOR gate. In turn the full-adder and ripple carry adder blocks are made of AND gates and XOR gates, the overall power consumption and delay will be more than earlier GDI logic.

C. OR Gate using GDI

The OR gate using Gate Diffusion Input logic consists of two transistors, as shown in figure 5. However the schematic has been modified with the use of inverter which is shown in figure 6.




Figure 5. OR gate GDI




Figure 6. Modified OR gate with Inverter

D. XOR Gate using GDI

XOR gate GDI implementation in general consists of 4 transistors. The modified XOR gate using 10 transistors is shown in figure 8.




Figure 7. XOR Gate using GDI




Figure 8. Modified XOR Gate with Inverter

E. Full Adder using GDI

The full adder schematic shown in above figure 9 uses XOR gates, AND gates and OR gates which are already implemented and their symbols are used as their logical working.




Figure 9. Full Adder using Inverter

F. Ripple Carry Adder using GDI

The ripple carry adder uses the full adder as basic building block. The carry from the full adder block is transferred to the next adder block which is shown in the figure 10.





Figure 10. 4bit Ripple Carry Adder

G. 2x2 bits Vedic Multiplier

Consider the following two, 2 bit numbers A and B where $A = a_1a_0$ and $B = b_1b_0$. Firstly, the least significant bits a_0 and b_0 are multiplied which gives the least significant bit s_0 of the final product (vertical). Then, the LSB of the multiplicand is multiplied with the next higher bit of the multiplier and added with, the product of LSB of multiplier and next higher bit of the multiplicand (crosswise). The sum gives second bit s_1 of the final product and the carry is added with the partial product obtained by multiplying the most significant bits to give the sum s_2 and carry c_2 . The sum is the third corresponding bit and carry becomes the fourth bit of the final product.

$$\begin{aligned} s_0 &= a_0b_0 \dots\dots\dots (1) \\ c_1s_1 &= a_1b_0 + a_0b_1 \dots\dots\dots (2) \\ c_2s_2 &= c_1 + a_1b_1 \dots\dots\dots (3) \end{aligned}$$

The final result will be $c_2s_2s_1s_0$. This multiplication method is applicable for all the cases. Equations (1), (2) and (3) show that the 2X2 multiplier requires four AND gates & two half-adders which is displayed in its block diagram in Figure 11



11. Block Diagram of 2x2 Multiplier




Figure 12. Schematic of 2x2 multiplier

H. Vedic Multiplier for 4x4 bit Module

The 4x4 bit Vedic multiplier is implemented using four 2x2 bit Vedic multiplier blocks as discussed in Figure 13. Let's assume the two 4 bit numbers, say $A = A_3 A_2 A_1 A_0$ and $B = B_3 B_2 B_1 B_0$. The output line for the multiplication result is $S_7 S_6 S_5 S_4 S_3 S_2 S_1 S_0$. To get final result of multiplications ($S_7 - S_0$), four 2x2 bit Vedic multipliers and three 4-bit Ripple-Carry (RC) Adders are necessary. The RC Adders are made up of full adders, which help us to reduce delay. Similarly, 8x8 Vedic multiplier modules can be implemented easily by using four 4x4 multiplier blocks.




Figure 13. 4x4 Multiplier Architecture




Figure 14. Schematic of 4x4 Multiplier

I. Vedic Multiplier for 8x8 bit Module

The 8x8 bit Vedic multiplier can be easily implemented by using four 4x4 bit Vedic multiplier blocks as shown in the block diagram in Figure 15. In multiplication result the output bits will be of 16 bits as – S15 - S0. Here total three 8 bit Ripple-Carry Adders are required as shown in Figure 15.




Figure 15. Architecture of 8x8 multiplier




Figure 16. Schematic of 8x8 multiplier




Figure 17. 2x2 Multiplier result using GDI




Figure 18. 2x2 Multiplier result with Inverter

IV. FUTURE WORK AND CONCLUSION

In this paper, a deep detailed study of 8x8 bit Vedic Multiplier is carried out. Multiplier is very important in DSP (Digital Signal Processing) and Math processors so it should be accurate and here tried to make this thing possible.

Table 1. Delay and Power Consumption in 8x8 multiplier using modified design

VDD	Delay	Average Power Consumption	Technology
1V	732.92 ps	907.12 uW	45NM GDI

The design has been implemented using PTM 45nm GDI technology at 1.0v supply voltage in LTSpice IV tool. Also it has very low power dissipation compared to other Multipliers because in Vedic Multiplier the partial products were generated

independently which is much faster than conventional partial product generation. The power consumption of 0.907 mW and a delay of 732.92 ps has been observed for Proposed 8x8 bit Vedic Multiplier. The output waveforms for 2x2 multiplier for both normal GDI implementation and using inverter have been shown in figure 17 and 18 respectively. Figure 18 shows that the output waveforms are better than figure 17, but this accuracy in result has been obtained at a cost in number of transistors. Thus causing more power consumption than normal GDI implementation. Power and number of transistors are the limiting factors as it is compared with other designs.

The future work of this paper lies to carry out the multiplication of floating point numbers and to increase the number of bits to be multiplied. Furthermore various other implementation techniques like Transmission Gate (TG) or Pass Transistor Logic (PTL) should be implemented for this Vedic Multiplier.

REFERENCES

- [1] Arun K Patro & Kunal N Dekate "A Transistor Level Analysis For A 8-bit Vedic Multiplier", International Journal of Electronics Signals and Systems (IJESS) ISSN: 2231- 5969, Vol-1 Iss-3, 2012
- [2] C. Senthilpari member IEEE, Ajay kumar singh member IEEE and K. Diwakar member IEEE. "Low Power and High Speed 8x8 Bit Multiplier Using Non-Clocked Pass Transistor Logic", 1-4244-1355-9/07/\$25.00@2007 IEEE
- [3] Nidhi Pokhriyal, Neelam Rup Prakash. "Area Efficient Low Power Vedic Multiplier Design Using GDI Technique", International Journal of Engineering Trends and Technology (IJETT) Volume 15 Number 4 – Sep 2014
- [4] B.N. Manjunatha Reddy, H. N. Sheshagiri, Dr.B.R.VijayaKumar, Dr. Shanthala S. "Implementation of Low Power 8-Bit Multiplier using Gate Diffusion Input Logic", 2014 IEEE 17th International Conference on Computational Science and Engineering
- [5] Nitin Singh, M. Zahid Alam, "Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique", IJMER ISSN: 2249-6645, Vol. 4, Iss.11, Nov. 2014,8
- [6] Narendra Lakhani ,Kiran Gupta, "Efficient 8x8 Multiplier Based On Gate Diffusion Input Technique", Vol. 2 Issue 7, July – 2013,IJERT
- [7] B. Keerthi Priya, R. Manoj Kumar, "A Novel Low Power Vedic Multiplier using Modified GDI Technique in 45nm Technology", Vol. 3, Issue 11, November 2015, IJIRCCCE
- [8] Youn Sang Lee, Jeong Beom. "Design of a Low-Power 8 x 8-Bit Parallel Multiplier Using MOS Current Mode Logic, IEEE.
- [9] E.J.Priyanka, S.Vanitha, P.C.Rupa, N. Arun Kumar, B. Vigneshraja, "Design of GDI based 4-Bit Multiplier using Low Power Adder Cells", International Journal of Computer Applications (0975 – 8887)



Mr. Ravi S Patel is pursuing his M.Tech. from C.U.SHAH College of Engineering and Technology Wadhwan, Surendranagar, Gujarat, India. He has completed his B.E. from L.D. College of Engineering, Gujarat Technological University, Ahmedabad, Gujarat, India in the year 2014. His research interests are in Digital VLSI Design and Wireless Communication.