

International Journal of Advance Research in Engineering, Science & Technology

e-ISSN: 2393-9877, p-ISSN: 2394-2444 Volume 5, Issue 3, March-2018

Voltage Control Based Five-Level Packed U-Cell Inverter

Sakthivel A¹, Vikniswaran M², Selva Bharathi V³, Vikash B⁴

Assistant Professor, Electronics and Electrical Dept, Dr. Mahalingam College of Engineering and Technology, Pollachi¹
UG Student, Electronics and Electrical Dept, Dr. Mahalingam College of Engineering and Technology, Pollachi²
UG Student, Electronics and Electrical Dept, Dr. Mahalingam College of Engineering and Technology, Pollachi³
UG Student, Electronics and Electrical Dept, Dr. Mahalingam College of Engineering and Technology, Pollachi⁴

Mail id: vikkiharendra@gmail.com , selvamcet320@gmail.com , b.vikash007@gmail.com

Abstract — The multilevel inverters are widely used because of its more advantages. Therefore a voltage control based five-level packed U-cell inverter is introduced incorporating the least number of switches and DC sources, herby ensuring the low switching losses. Here sensor-less voltage control based on redundant switching state is proposed in this paper.

Keywords- Multilevel; Voltage control; Five-level; Packed U-cell; Switching losses; Sensor-less; DC (Direct Current) source; Redundant switching states.

I. INTRODUCTION

The inverter is an electric device that converts direct current (DC) to alternate current (AC). These inverters are used in backup power in home, office, industries and aircraft. A multi-level inverter is a type of inverter technology which is capable to provide desired alternating voltage level at the output using multiple lower level direct current (DC) voltage as input. There are several multi-level topologies are available such as cascaded H-bridge, Diode clamped and Flying capacitor multi-level inverters. In this proposed inverter topology self-voltage based sensor-less operation is proposed. Switching algorithm for this inverter topology is simulated using MATLAB.

II. PROPOSED INVERTER TOPOLOGY




Figure 1. Circuit diagram of the proposed topology

In this project proposed topology eight switches can provide eight switching states can provide different paths for current. This proposed topology has the ability to operate as five-level inverter.

The various switching states for this proposed switching algorithm is shown in below Table 1.

States	S1	S2	S3	S4	S 5	S6	O/P	V _t
1	1	0	0	0	1	1	V_1	+2E
2	1	0	1	0	1	0	V_1-V_2	+E
3	1	1	0	0	0	1	С	+E
4	1	1	1	0	0	0	0	0
5	0	0	0	1	1	1	0	0
6	0	0	1	1	1	0	-V ₂	-E
7	0	1	1	1	0	0	V_{2} V_{1}	-E
8	0	1	1	1	0	0	-V ₁	-2E

Table 1. Switching states

International Journal of Advance Research in Engineering, Science & Technology (IJAREST) Volume 5, Issue 3, March 2018, e-ISSN: 2393-9877, print-ISSN: 2394-2444

Here in this proposed inverter topology capacitor voltage is fixed as half of the direct current (DC) source voltage assumed as 'E' as shown in Table 1 and Figure 1 and also assume the source voltage as 'E'. It is clear that the existing eight switching state can able to produce five-level output voltage.

2.1 Conducting paths and switching states

The capacitor states for various switching states are shown in Table 2.Capacitor is charging during positive


half cycle and discharging during negative half cycle.


State	Capacitor State		
1	No Effect		
2	Charging		
3	Discharging		
4	No effect		
5	No effect		
6	Discharging		
7	Charging		
8	No Effect		


Table 2. Capacitor voltage states


One of the main problem in multi-level inverter is balancing the capacitor voltage is high switching frequency and complexity of the controller. Since the voltage control based packed U-cell inverter has redundant switching states and also voltage balancing of capacitor also integrated into the modulation network.

The main advantage of this topology is without any sensor or controller the capacitor voltage is balanced with the redundant switching states. The capacitor is designed to only charge to half of the direct current (DC) source amplitude.









International Journal of Advance Research in Engineering, Science & Technology (IJAREST) Volume 5, Issue 3, March 2018, e-ISSN: 2393-9877, print-ISSN: 2394-2444




Figure 2. Conducting paths and switching states

The conducting paths and switching states of proposed five-level inverter topology is shown in figure 2. The capacitor states for various switching states also mentioned in figure 2.

Where V_1 is applied voltage, V_2 is voltage across capacitor, S1-S6 IGBT switches and V_t is output voltage.

Based on states (2) and (7), it is cleared that the capacitor is charged when it is connected in series with the source and load. While the source voltage is fixed at 2E, the capacitor must be charged up to the E as indicated for to produce proper output voltage.

2.2 Open-loop switching algorithm for proposed inverter




Figure 3. Vertically shifted carrier waveform

Five-level inverter including four carrier waves and sinusoidal reference waveform is used for this open-loop algorithm. The firing pulses associated with switching states 1, 2, 3,4,5,6, and 8 are generated based on comparing $V_{\rm ref}$ with four carrier waveforms. If $V_{\rm ref}$ is positive, then state 4 will be used to produce zero level at the output. When $V_{\rm ref}$ is negative, the output zero-level voltage will be generated by state 5. The vertically shifted carrier waveform is shown in figure 3.

Where, Cr₁, Cr₂, Cr₃, Cr₄-reference carrier waveform,

V_{ref} - Reference Voltage.




Figure 3. Open-loop switching algorithm

By applying this proposed algorithm on packed U-cell inverter generates five-level voltage waveform at the output without any voltage sensors in this controller. The described algorithm is shown in figure 4. The proposed algorithm technique does not depend on system sensors, switching frequency and grid frequency. It can operate without any sensors.

III. SIMULATION RESULTS

The voltage control based five-level packed U-cell inverter is designed with MATLAB simulation file and it is simulated. The proposed algorithm topology is verified with this simulation file.

The output voltage and current waveform of the voltage control based five-level packed U-cell inverter by obtaining simulation is shown in figure 5. This output waveforms which is obtained by the simulation is concluded clearly that the proposed algorithm is able to produce the five-level output voltage.




Figure 5. Output voltage and current waveform

By obtaining the above given waveform it is being concluded clearly that the proposed algorithm is able to produce the five-level output voltage and the five levels are basically given as [+2E, E, 0, -E, -2E]. Here the input direct current (DC) Voltage is given as the source and it is as of 300V and capacitor voltage is being defined as proposed that is half of the source voltage 150V. In figure 5 current level is between +30 to -30 and voltage is 300.150,0,-150,-300.




Figure 6. Capacitor voltage tracking waveform

The figure 6 shows the voltage tracking waveform of capacitor. This waveform clearly shows that the self-voltage balancing technique is used and it is proved that the voltage across capacitor is controlled without any external controller.

IV. CONCLUSION

Thus the voltage controlled based five-level packed U-cell inverter is being simulated using MATLAB simulation. This inverter can effectively increase the number of output voltage levels with a single voltage source. The capacitor voltage is balanced without involving any external controller or sensor. The proposed sensor-less voltage controller has been integrated switching technique to work as open-loop system. The obtained current level is between +30 to -30 and voltage level is 300,150,0,-150,-300.By FFT analysis the level of harmonics produced for the proposed voltage control based five-level packed U-cell inverter is 2.71 %.

REFERENCES

- [1] H. Abu-Rub, M. Malinowski, and K. Al-Haddad, Power Electronics for Renewable Energy Systems, Transportation and Industrial Applications. Hoboken, NJ, USA: Wiley, 2014.
- [2] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28–39, Jun. 2008.
- [3] C. Cecati, F. Ciancetta, and P. Siano, "A multilevel inverter for photovoltaic systems with fuzzy logic control," IEEE Trans. Ind. Electron., vol. 57, no. 12, pp. 4115–4125, Dec. 2010.
- [4] M. Seyedmahmoudian, S. Mekhilef, R. Rahmani, R. Yusof, and E. T. Renani, "Analytical modeling of partially shaded photovoltaic systems," Energies, vol. 6, no. 1, pp. 128–144, 2013.
- [5] H. Mortazavi, H. Mehrjerdi, M. Saad, S. Lefebvre, D. Asber, and L. Lenoir, "A monitoring technique for reversed power flow detection with high PV penetration level," IEEE Trans. Smart Grid, vol. 6, no. 5, pp. 2221–2232, Sep. 2015.
- [6] V. Biagini, P. Zanchetta, M. Odavic, M. Sumner, and M. Degano, "Control and modulation of a multilevel active filtering solution for variable-speed constant-frequency more-electric aircraft grids," IEEE Trans. Ind. Informat., vol. 9, no. 2, pp. 600–608, May 2013.
- [7] K. Gupta and S. Jain, "Topology for multilevel inverters to attain maximum number of levels from given DC sources," IET Power Electron., vol. 5, no. 4, pp. 435–446, Apr. 2012.s